1 ReplyReplies sorted by Most LikedJOHIContributor7 years agoHello Rajat,Welcome to the forum, and good luck with your thesis.Best Regards,Johi.
JOHIContributor7 years agoHello Rajat,Welcome to the forum, and good luck with your thesis.Best Regards,Johi.
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails