Altera_ForumHonored Contributor14 years agoLogic level of output pins at power-up and power-down Can anybody tell me how to set the logic level of output pins to GND during power-up and power-down? Many thanks.
Altera_ForumHonored Contributor14 years agoThanks. Unfortunately, I am unable to change anything on my target board.
Recent DiscussionsAshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)Nios-V on Cyclone IVSolvedDebug Know-How: Ashling* RiscFree* NIOS® V debug using Command LineNIOS SDK SBOM/FOSS info