Logic level of output pins at power-up and power-down

--- Quote Start ---

Can anybody tell me how to set the logic level of output pins to GND during power-up and power-down? Many thanks.

--- Quote End ---

You need to use an external resistor to pull-down the pins you want at logic low level. Altera FPGAs have on-chip weak pull-ups, but not pull-downs.

Cheers,

Dave