Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorInterfacing Nios II with verilog module
Dear All, I would like to start by saying I am quite new to HDL, FPGAs and the IDE. I've worked through a few digital design examples entirely but I feel like I want to tackle a larger problem ...
Altera_ForumHonored Contributor
Honored ContributorAnand,
many thanks for your help! I'm digesting the information in the pdf and will report back with my progress in the future. :)
