Altera_ForumHonored Contributor9 years agoHPS GPIO's ouputs stuck in high impedence? I have an issue regarding a custom board the GPIOs where all the HPS IO’s are set to high impedance no matter to how they are set. I have tested the following: GPIO system on linux enablin...Show More
Altera_ForumHonored Contributor9 years agoalso there is a clock from what you had given....any idea how to configure this???
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails