Forum Discussion
Altera_Forum
Honored Contributor
8 years agoI believe some modification to the preloader is required (to point it to the correct address, among others). it is also worth to double check the system manager register settings to make sure that the SD interface to FPGA is enable, and that the I/O timing in the FPGA is meet (meaning, no timing failure during compilation)