Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

How to design with one fixed wait state

I design the Avalon bus wrapper with fundamental slave read transfers. How do I design this wrapper with one fixed wait state?In the Avalon Bus Specification,it's time reference description...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

Hi genchen,

in the component editor->interfaces u can specify read wait in clock cycles.