Forum Discussion
Altera_Forum
Honored Contributor
14 years agomy problem was the clock of SDRAM, this need some delay from main clock
i tested with -3ns using Avalon ALTPLL for CycloneII, and EUREKA that work thanks a lot https://www.alteraforum.com/forum/attachment.php?attachmentid=5133