Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHot FPGA after design upload
Hello, I've developed a board with EP3C40F324 FPGA which includes National Ethernet PHY and two separate DDR memory chips connected to banks (3,4) and (7,8). These particular banks are powered 2.5...
Altera_ForumHonored Contributor
Honored ContributorTo explain the excessive power dissipation I would rather expect a more basic problem like shorted FPGA outputs. Series termination resistors should allow to probe the signals and check if all memory related signals are assigned and wired correctly.
