Altera_ForumHonored Contributor14 years agogate level simulation problem Hello, I am working on a DVI interface, I am sending video data serially, every thing work well, apart from the post place and route simulation, I have this worning and I didn't get any thing.# ** W...Show More
Altera_ForumHonored Contributor14 years agoThank you Tricky, you are wright, now it works fine. Thank you again
Recent DiscussionsNIOS II "Verify failed" for on-chip memory 128kTest PostError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolved