Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Failed Executing

Hi all, I Quartus Web Edition 10.1, I loaded a project nios FPGA. (Terasic DE1) only with on-chip memory, the run goes well, When I put the sdram, I get: Failed Executing: [nios2-do...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

SDRAM has special clock skew requirements, therefore you can't use the same clock with NIOS. If I remember correctly, the SDRAM clock needs to lead the NIOS clock by 3 ns.

Use a PLL to generate a clock that leads the NIOS clock by 3 ns and use it for the SDRAM.