Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorExt flash connection in top level block diagram
For Altera Cyclone III (3c120) dev kit, I have the following connection for ext_flash in my verilog top level:- output [ 24: 0] top_fsa; : : wire [ 24: 0] top_fsa; wire [ 25: 0] ...
Altera_ForumHonored Contributor
Honored ContributorHi Cris, thanks for your screenshot. But I think it should look like this. I tried and it succeeds.
