Forum Discussion
Altera_Forum
Honored Contributor
14 years agoDid you upload an FPGA image with a Nios CPU in? Is it an example design or a custom one?
If it's a custom one, check that the clocks are working and that you connected the reset signal properly (the reset_n input of the SOPC component is active low).