Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

Error (204012): Can't generate netlist output files because the file ..

hello.. i am new in altera. recently i start to develop project with qsys nios ii/s using altera web version. but when i am starting compilation of code it shows error like... Error (20401...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

--- Quote Start ---

The EDA tool is only useful if you need to export the netlist to another tool. To configure the FPGA you just need a sof file, generated by the assembler. You can configure the FPGA with your sof file without license but it will run in Opencore evaluation mode and you need to keep the USB connection with the programmer the whole time.

Alternatively you can switch to a Nios II/e core that doesn't require a license.

--- Quote End ---

thank you sir....