Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorError (10170): Verilog HDL syntax error at nios_system_inst.v
Hello all, I got the following error while trying the Introduction to the Altera SOPC Builder Using Verilog Design SOPC Tutorial. I'm using Quartus II 10.0 . I'm lost on figuring it out. ...
Altera_ForumHonored Contributor
Honored ContributorThank u for replying me..
That was not a code written by me. it was generated by the SOPC.I done it according to the tutorial. But it didnt compile......
