Forum Discussion
Altera_Forum
Honored Contributor
14 years agothe _inst.v is just an example Verilog instance. you'll need to drop it into a module and port map it
the _inst.v is just an example Verilog instance. you'll need to drop it into a module and port map it