Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

double write pulse using only one single IOWR_16DIRECT

Hi, I've hooked up a CFI flash (8MB) to the Tristate bus. I've managed to get the CFI query working, however, I can't write to the flash at all. Observing the bus, I've found out that every IOW...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

The nios cpu always does 32bit master accesses, so if your slave is narrower than 32bits a 'bus width adapter' is added - that converts the single 32bit cycle into 2 or 4 cycles with the approprate byte enables asserted.

Moreover the nios always asserts all 4 byte enables on reads.

You really are better off writing a 32bit wide slave.