Altera_Forum
Honored Contributor
13 years agoDDR_afi_clk to PLL input ?
Hello,
My scenario: I've a project with a DDR2 SDRAM controller, this controller gives me two clocks : .ddr2.afi_clk = 200 Mhz and .ddr2.afi_half_clk = 100 Mhz, I use the afi_half_clock for some blocks on my SOPC but I need others slower clocks to other blocks. I've tried to connect the afi_half_clk to the input of other PLL but i get this error from Quartus: " must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block" I also tried to use the Global_clock_control_block with the input been the alf_half_clock and the out put to the PLL. Questions: [LIST] Do I need to use the afi clock when I use the SDRAM memory controller? [/LIST] [LIST] How do I use the afi clock on the Input of a PLL block to all clocks be synchronous ? [/LIST] [LIST] Can I use Avalon Memory clock corssing bridge with no synchronized clocks ? [/LIST] Thanks, Rafael C.