Cyclone V SoC doubt

Hi, I will have to program a RISC-V processor and I wanted to know if it's possible to access to ARM Cortex-A9 L1 and L2 caches or if I will have to use FPGA memory as cache. Also, I wanted ...