Forum Discussion
Altera_Forum
Honored Contributor
13 years agoi believe your error is that there should be a read wait state. just as an fyi, there is no reason to use the read signal, you could have just always assigned readdata to the ram[address].