coherent pool kernel parameter

I have a Cyclone V ST system. I'm trying to transfer buffers of memory from the HPS to my FPGA. Since the FPGA needs to use it's DDR memory for other things, I thought I'd get the ARM to alloc...