Altera_Forum
Honored Contributor
19 years agoCan a multiprocessor system run code...
I have a multiprocessor design based on the Stratix II fast design with two Nios II/f processors, SRAM, onchip memory, and ethernet. With just one processor, I was able to successfully execute code from either the onchip memory or the SRAM. When I added the second processor, I hooked cpu1's instruction/data master to the onchip memory, and cpu2's to the SRAM.
I specified the exception address and reset address as being in the memory that each CPU was connected to. This arrangement worked when I just had one processor, and no flash hooked up to the system. The system compiled fine, but when I tried to run software it would tell me that one of the processors did not exist in the SOPC builder system, even though it clearly did. So now I have both processors executing their code out of SRAM and that works, although it's hurt my fmax quite a bit for some reason. So is it possible to have a multiprocessor design, and have one processor executing code from onchip RAM, and the other from SRAM? I'm using Quartus II 5.0.