Forum Discussion
Altera_Forum
Honored Contributor
14 years agoCache Implmentation
Hi All, I'm working on a research project involving NiosII processor. We need to be able to control cache bypass signal. Can any of you guide me how to do that? I need to instantiate the Nios...
Altera_Forum
Honored Contributor
14 years ago --- Quote Start --- You can certainly run a 68020 with its I-cache disabled! and probably some of the ARM cores. Any x86 chip - especially in 'real' mode. ! --- Quote End --- Great. Do you remember which ARM cores have this feature? Do the ARM cores that comes in some Altera's FPGAs support that?