Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Burst transfer from memory to Nios II

Hello, I have a hard time understanding how the Nios II handles memory accesses. In our Nios II design we want to use burst transfers to transfer data from SRAM into the caches of the proc...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Hello,

sorry for getting back to this topic so late...

Can I say as a rule of thumb that bursting is only useful when all components connected to the bus do support the same burst size? Or if I have burst capable and non-burst capable components on the same bus I need to trade of the benefits of burst transfers with the penalties in having burst adapters?

I've found the setting for supporting burst transfers in the Nios II edit menu in Qsys but I haven't found the setting for the arbitration share. Can you tell me where I have to change those settings?

Best regards

Martin