Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Building the preloader from U-BOOT socfpga 2018.01 sources

I'm developing a bare metal application for a cyclone V FPGA. The application is loaded from QSPI flash into RAM by the preloader. I recently needed to try a new QSPI device. The U-BOOT 2013.01...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Hi,

I did enable UART output in the bsp-editor and the baud rate is correct. I have not checked the configuration pins yet. I will try debugging the preloader to see what happens.

I'll post in this thread again when I get the debugger up and running.

Best regards,

Aldridge