Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Assembly + Nios + two cores

hi, this is sundaram from University of Waterloo. I have a quick question. I have a design where there are two cores and they both have executable sections on the ddr2 sdram which, is connected throu...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

you could try to light a LED in the software, the operation is simpler and less prone to problems.

Do the first CPU have access to the jtag uart? are you opening the nios console on the correct connection?

You could run with a debugger step by step to check if the CPU does what you intended it to.