Forum Discussion

PHJ's avatar
PHJ
Icon for Occasional Contributor rankOccasional Contributor
7 years ago

Arria 10 HPS I/O Pin Multiplexing configuration

​The A10 HPS technical reference manual has the following note for each of the pinmux configuration registers (e.g. pinmux_uart0_usefpga) : "NOTE: These registers should not be modified after IO con...
PHJ's avatar
PHJ
Icon for Occasional Contributor rankOccasional Contributor
7 years ago

Thanks Alex (@a_x_h_75) . Can I assume that the HPS can update these pinmux configuration registers after the FPGA has started​, but the IO functionality will only work when the HPS configures the same pinmux setup as the FPGA code has been compiled for ?