Altera_ForumHonored Contributor14 years agoAchieving higher performance? Hello i want to make my design as fast as possible to run uCLinux, my software is running at 40ms and should run at 8ms. I am using a linux with MMU, 50mhz clock, 32k Data and instruction Cache...Show More
Altera_ForumHonored Contributor14 years agoYeah i am surprised also.. How can i do some pipeline bridge to improve my fmax even more?
Recent DiscussionsNiosV µC/OS-IIAshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)Nios-V on Cyclone IVSolvedDebug Know-How: Ashling* RiscFree* NIOS® V debug using Command Line