Altera_ForumHonored Contributor14 years agoAccess custum module using IOWR Hello, I am having trouble accessing to my module using niosII IOWR function.:cry: my logic is below: == module test_module( input clk, input wren, input[15:0] indata, output reg[15:0] outtd...Show More
Recent DiscussionsFPGA Community EnqueriesLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 ProMultiple NIOS V ImplementationSolvednot able to use multiple niosV cores at the same timeNios V/m JTAG run‑control HALT fails — Debug Module healthy, hart never halts