Altera_ForumHonored Contributor21 years ago1S10 dev. board and MAX Freq. Hello, I would like to know if we can increase the FMax of the board. I would like to reach the MAX frequency can support the board. How can I do it? The reference design has implemented...Show More
Altera_ForumHonored Contributor21 years agoThank you, I'll try to increase the PLL frequency to reach 100 MHz. Christian
Recent DiscussionsAshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)Nios-V on Cyclone IVSolvedDebug Know-How: Ashling* RiscFree* NIOS® V debug using Command LineNIOS SDK SBOM/FOSS info