Altera_ForumHonored Contributor21 years ago1S10 dev. board and MAX Freq. Hello, I would like to know if we can increase the FMax of the board. I would like to reach the MAX frequency can support the board. How can I do it? The reference design has implemented...Show More
Altera_ForumHonored Contributor21 years agoThank you, I'll try to increase the PLL frequency to reach 100 MHz. Christian
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails