Why won't PLL Reconfig IP allow access to cascaded tap?

So, I have created a PLL with a 50MHz clk in. From there I generate two clocks. C0 = 100MHz, and C1 is 100KHz. The PLL achieves these values by having an M = 12, N=1 and a C0 counter of 6 for t...