Forum Discussion

PGigl's avatar
PGigl
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

We are having issue getting data out of the CIC core during simulation.

We have built up a QSYS design with our own core feeding into a CIC core, feeding into a FIR core. In our simulation we can see signals and data going into the core, and see the appropriate handshak...
CheepinC_altera's avatar
CheepinC_altera
Icon for Regular Contributor rankRegular Contributor
6 years ago
Hi, Thanks for your update and sharing. Please allow me some time to look into them to see if can spot any anomaly. I will provide you an update on the progress by end of the week or as soon as there is any valid finding. Please ping me if you do not hear from me. Thank you.
  • PGigl's avatar
    PGigl
    Icon for Occasional Contributor rankOccasional Contributor
    6 years ago

    Here is the latest waveform that shows data only coming out on channel 7

    ​Some other oddities. Jon has tried to generate test bench for his QSYS design and it fails to generate the TB. I have the same design (older version) and I can generate the test bench without issue. Can you try this on the design that you have.

    .

  • PGigl's avatar
    PGigl
    Icon for Occasional Contributor rankOccasional Contributor
    6 years ago

    ​The other thing we are looking at is how the BFMs are being called in the example versus the real design.