XQSHENOccasional Contributor6 years agoWarnings when fitter max10 + NIOS + UNIPHY Below warning are generated when fitter 10M16DCU324I7G Nios and Uniphy IP was used for DDR2 RAM. What should I do? Warning (14285): Synthesized away the following RAM node(s): Warning (14320):...Show More
EricMunYew_C_IntelFrequent Contributor5 years agoHi, XiaoqiangCan we close the case if you have no more question ?Thanks.Eric
Recent DiscussionsStratix 10 fPLL is cascade source mode doesn't lockIs it possible to add on-screen display to the SDI output of an SDI II FPGA IP?User controlled burst refreshCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsF-Tile PCIe Root port - rx_st_hdr_o