Forum Discussion

New Contributor

5 years ago

Using Quartus 19.1 and Platform Designer on Windows I get an error when executing Generate on a Cycleone IV GX where I have instantiated a PCIe interface using PCIe hard IP. This works in QSys on Quartus 16. Is there a work-around or am I stuck using 16?

Error: altgx_internal: error copying "C:/intelfpga_lite/19.1/quartus/../ip/altera/ip_compiler_for_pci_express/lib/altpcie_serdes_3cgx_x1d_gen1_08p.v": no such file or directory while executing "...

BoonT_Intel

Frequent Contributor

5 years ago

Thanks for your understanding. Stay safe.

NikoR

Occasional Contributor

4 years ago

Hi @BoonT_Intel .

This problem still exist in Quartus Standard 20.1.1.

It has become a bigger problem now due to ADV2110:

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/tools/2020/why-is-there-seed-dependent-ram-data-corruption-quartus-std.html

Customers can't run the Screening Patch, nor update to 20.1 due to this problem!

Please create a patch that fix the PCIe IP.

LinuxFanatic2018
New Contributor
4 years ago
I confirm that problem still exists in QuartusLiteSetup-20.1.1.720-linux.run version!

When the patch will be abailable? Now will try 17.x version...

Forum Discussion

Using Quartus 19.1 and Platform Designer on Windows I get an error when executing Generate on a Cycleone IV GX where I have instantiated a PCIe interface using PCIe hard IP. This works in QSys on Quartus 16. Is there a work-around or am I stuck using 16?

Recent Discussions

PCIe Enumeration Failure for CXL IP

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models