using modelsim simulation -> "Avalon® Verification IP Suite Design Example"

i Tried below Steps using Attached zip files - Intel FPGA Starter Edition 10.5b (modelsim) At the step 7, script Line#6 vlog -novopt -reportprogress 300 -work work ./slave_bfm_sopc.v ...