Forum Discussion

New Contributor

6 years ago

usage of SGDMA IP for data transfer to and from DDR3

Hi, I want to develop a system with NIOS II Processor on Arria V of one of our custom boards for DDR3 memory transfers. where as there will be a sensor which will be giving around 128 bit data per...

BJona

Occasional Contributor

6 years ago

Hi, you should check the devkits web page of Intel fpga as they provide design examples for almost every on board peripherals.

For example, a CycloneV E with DDR3 :

https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-cyclone-v-e.html

Forum Discussion

usage of SGDMA IP for data transfer to and from DDR3

Recent Discussions

PCIe Enumeration Failure for CXL IP

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models