Forum Discussion

Occasional Contributor

5 years ago

TSE - PCS only internal loopback problem

Hello, I'm using the TSE core in a PCS only configuration on an Arria V FPGA. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ethernet.pdf Data is being sent from my...

SengKok_L_Intel

Regular Contributor

5 years ago

Hi,

I can see the same behavior in simulation, and yes this is expected behavior. This behavior won't impact the functionality of the IP. For detailed info, you may refer to the following errata.

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/fb162858.html

Regards -SK

Forum Discussion

TSE - PCS only internal loopback problem

Recent Discussions

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO