Forum Discussion

FFAA's avatar
FFAA
Icon for New Contributor rankNew Contributor
2 years ago

Triple Speed Ethernet

I just finished generated the IP and Instantiated into a stand alone design. at This time it had nothing in the design but only the IP with the top level wrapper.

I compiled it and it gave me this errors ?

Please help.

thanks 

.

3 Replies

  • FvM's avatar
    FvM
    Icon for Super Contributor rankSuper Contributor

    Hi,
    you are apparently ignoring requirements. PLL clock input must be driven by dedicated clock input.

  • Hello,


    We didn't hear from you since last update. If you have a new question, feel free to open a new thread to get the support from Altera experts. Otherwise, the community users will continue to help you on this thread.


    Thank you.