SKon1Occasional Contributor5 years agoTri-Speed Ethernet IP - Link Status up Hello, I'm using the Tri-Speed Ethernet IP on an Arria V FPGA. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ethernet.pdf The IP is configured as "PCS Only". Aft...Show MorePCS_ONLY.PNG72 KB
SengKok_L_IntelRegular Contributor5 years agoYes, the link sync can achieve if without register configuration.Regards -SK
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?