SKon1Occasional Contributor5 years agoTri-Speed Ethernet IP - Link Status up Hello, I'm using the Tri-Speed Ethernet IP on an Arria V FPGA. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ethernet.pdf The IP is configured as "PCS Only". Aft...Show MorePCS_ONLY.PNG72 KB
SengKok_L_IntelRegular Contributor5 years agoYes, the link sync can achieve if without register configuration.Regards -SK
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO