3 RepliesReplies sorted by Most LikedBoonT_IntelFrequent Contributor5 years agotestingBoonT_IntelFrequent Contributor to BoonT_Intel5 years agotesting2SengKok_L_IntelRegular Contributor5 years agotesting
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO