FZhao12New Contributor6 years agoSwitch version have some compile errors Error(18694): The reference clock on PLL "u_gmax2500|u_lvds_dpa_x16|lvds_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll", which feeds an Altera LVDS SERDES IP instance, is not driven...Show More
Recent DiscussionsUser controlled burst refreshTeransceiver & FPGAWhy does Fitter show "Dedicated Pin" as "Reference Clock Source by" for downstream PLL in cascade?SolvedAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXJESD204B Multi-Link Implementation with AD9695 ADCs Having Different Lane Counts (L=4 and L=2)