FZhao12New Contributor5 years agoSwitch version have some compile errors Error(18694): The reference clock on PLL "u_gmax2500|u_lvds_dpa_x16|lvds_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll", which feeds an Altera LVDS SERDES IP instance, is not driven...Show More
Recent DiscussionsCyclone IV GX project failed migration from 20.1 to 23.1stdCyclone 10 GX IBIS-AMI modelsPCIe Enumeration Failure for CXL IPCan't generate F-Tile Ethernet Hard IP Design ExampleAgilex 7 slew rate reconfiguration