Stratix V Pci Express gen II x2 reference design

Hi, i don't found this reference design (i only find x4 and x8) I tried to modify the x4 design but it gives me error s listed below. I modified in qsys​ : -Number of lanes x2 in the DUT instance...