roeekalinskyContributor4 years agoStratix 10 UCID IP bug: partition conflict If the S10 UCID IP is used and its clock input comes from a sector clock gate, Quartus errors out during the fitter stage with the following message: Error (19732): Sector clock gate s10clkctrl_ip_...Show Mores10_ucid_bug_example.tar.gz4 KB
YuanLi_S_IntelRegular Contributor4 years agoAs stated in private message, we are still investigating with internal team on this. Cheers
Recent DiscussionsSerialLite II license for Arria10 FPGAAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedCORDIC ATan2 Failed to GenerateConfigurable transceiver enableSolvedWhere is High Speed Transceiver Demo Design in FPGA Wiki ?