roeekalinskyContributor4 years agoStratix 10 UCID IP bug: partition conflict If the S10 UCID IP is used and its clock input comes from a sector clock gate, Quartus errors out during the fitter stage with the following message: Error (19732): Sector clock gate s10clkctrl_ip_...Show Mores10_ucid_bug_example.tar.gz4 KB
Recent DiscussionsPCIe Enumeration Failure for CXL IPCan't generate F-Tile Ethernet Hard IP Design ExampleAgilex 7 slew rate reconfigurationConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI models