STRATIX 10 PCIE + HARD IP ERROR WHILE SIMULATING EXAMPLE DESIGN ON MODELSIM

Hi, I am trying to simulate the Avalon memory mapped Intel Stratix® 10 Hard IP+ for PCIE example design for Stratix 10 MX by following the instructions of https://www.intel.com/content/www/us/en/pr...