Forum Discussion

user3815's avatar
user3815
Icon for New Contributor rankNew Contributor
5 years ago

Simulating Parallel Flash Loader IP for FPGA Configuration

I am trying to simulate the Parallel Flash Loader IP according to section 1.4.3 of UG-01082, but I am not seeing the behavior described in that section. Figure 19 and Figure 20 in UG-01082 depict an example simulation. Is that or another pre-built simulation available to reference to confirm how to properly setup and configure the simulation of that IP?

1 Reply

  • YuanLi_S_Intel's avatar
    YuanLi_S_Intel
    Icon for Regular Contributor rankRegular Contributor
    5 years ago

    apologize that we do not have the design example for this. Guidance available in the user guide should be sufficient.