Forum Discussion

AAlph's avatar
AAlph
Icon for New Contributor rankNew Contributor
7 years ago

simulate an LVDS soft core IP

Hi everyone I'am trying to simulate the LVDS soft IP on MAX10 FPGA using modelsim-altera it works fine with the receiver but when simuling the transmitter i get those errors Loading fiftyfivenm.fi...
AAlph's avatar
AAlph
Icon for New Contributor rankNew Contributor
7 years ago

Hi,

Thank you for your response.

I tried to regenerate the IP but i got the same problem.

I'm using Quartus prime lite 18.0.0 and ModelSim - INTEL FPGA STARTER EDITION 10.5b.

the settings of the generated IP are:

single supply

mode TX

3 channels

serdes factor 10

external PLL

Best Regards.