Forum Discussion
Arintel
New Contributor
6 years agoSignificance of the Descriptor_ID field used by the the PCIe-Avalon-MM-DMA IP core?
Hi Everyone, Please see the 0x10 - Control register in Table 69 at this link, https://www.intel.com/content/www/us/en/programmable/documentation/lbl1415138844137.html#nik1410905615225 What is the p...
- 6 years ago
Hi ,
In a way your pointer is correct and the descriptor id is written by software,
should the application logic writes "1" or "0" to RD_DMA_LAST_PTR ?
>>1
Arintel
New Contributor
6 years agoHi RahulS,
I don't have any more questions, for now. Thank you very much for your help.
Ari