Altera_ForumHonored Contributor11 years agoSATA Signature FIS not received Hi All, I am working on SATA Host Controllers on Stratix IV FPGA Device. I am stuck at a point where the Link is initialized and Host waits for Signature FIS from the Device. I have been t...Show Morex_rdy.bmp413 KB
shan1New Contributor6 years agohi, have you fix this bug, i hava face the same bug as you inidicate, thanks a lot.
Recent DiscussionsConstraints not being picked for DCFIFOF-Tile xcvr placement on DK-DEV-AGF023FACyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via Hub