RX_lock Intermittent after reset when PLL is outputting clock on LVDS Stratix IV

I have a design that is using 2 LVDS Receiver Cores per FPGA. The CCA has 2 Stratix IV FPGAs that are basically identical. I have an external reset that goes to the Stratix IV FPGAs and one of the...